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In modern transistor based logic gates, the impact of noise on computation has become increas-
ingly relevant since the voltage scaling strategy, aimed at decreasing the dissipated power, has
increased the probability of error due to the reduced switching threshold voltages. In this paper we
discuss the role of noise in a two state model that mimic the dynamics of standard logic gates and
show that the presence of the noise sets a fundamental limit to the computing speed. An optimal
idle time interval that minimizes the error probability, is derived.
PACS numbers: 05.10.Gg, 89.20.Ff, 85.40.Qx
The role of noise in computation devices has become
increasingly relevant both in the quantum[1, 2] and in
the classical[3, 4] regime. With the present tendency
to scale down CMOS based devices toward the nano-
meter region[5, 6], the noise immunity in a low energy
dissipation scenario has become the recurring objective
of significant research efforts in this field [7, 8]. Some au-
thors have focused their attention on the potential role of
noise in nanoscale devices where noise driven dynamics
[9] has been invoked to explain the experiments and to
optimize future design [10]. In order to address a non-
negligible error probability a number of strategies have
been devised where a probabilistic approach to the com-
putational task has been often invoked [11]. In this letter
we focus our attention on the very basic mechanisms of
the switch dynamics that are responsible of the function-
ing of traditional transistor based logic gates, with the
aim of clarifying the impact of noise on computation er-
rors.
Noise can affect the functioning of computing devices
in a number of different ways. To fix our ideas let’s con-
sider a simple logic gates that constitute the building
block of complex networks aimed at realizing comput-
ing tasks in modern electronic devices. Here the noise
has two deleterious effects: first, it can interact with an
unperturbed static signal causing the loss of information
carried by the static node of the computational network;
second, it can affect the functioning of a switching node
by altering its dynamical properties (e.g.: slew, delay).
In this letter we deal with the second effect. More pre-
cisely, we focus our attention on the very basic mech-
anism of the switching event in a logic gate. Reduced
to the essential this mechanism can be sketched as an
output change in response to a threshold-crossing event.
For the sake of simplicity we consider here the simpler
of the various switching computing elements: the Logic
Inverter or NOT gate. This gate is usually operated as a
pure switching device, governed by the following rule: the
output logic state commutes from 1 (or HIGH) to 0 (or
LOW) if the input signal crosses from below the upper
switching threshold bu (transition from LOW to HIGH).
As shown in Fig.1 (left hand side) a time delay between
input and output occurs: before the output signal is sta-
ble in the desired logic state, some time is required after
the application of the input signal. The amount of such a
delay, called propagation delay, tp, characterizes the dif-
ferent Logic Families (TTL, CMOS, ECL,...) and ranges
between few ns and few tens of ns. A significant contri-
bution to the propagation delay is given by the rise time
tr that in turn affects what is usually called the slew rate
of the device. The separation voltage between the up
and down thresholds, bu − bd, depends on the different
Families and ranges from 0.7 V in ECL logic to around
28 V in relay logic.
A number of different noise induced phenomena, rang-
ing from switching delays (see e.g. noise on timing and
noise-on-delay effects) to bit-flip errors, threaten the cor-
rect functioning of threshold-crossing based logic gates.
Main physical noise sources being power supply noise,
environmental noise and also thermal noise when the de-
vices dimensions hit the nanoscale. In order to model
the dynamical effects of the noise on the switching mech-
anism we sketched in fig.1 (right hand side) a common
scenario. Here, the time diagram shows the input and
output time series for the case where the input signal is
affected by noise of intensity comparable with the thresh-
old separation. For generality purpose we considered the
case of exponentially correlated, Gaussian distributed,
stationary noise with correlation time τ and standard de-
viation σ. This noise is added to the deterministic signal
shown in the leftmost part of the figure and the resulting
signal is presented in the upper diagram. The effect of
the noise in the gate response (output time series, lower
diagram) is twofold: 1) it can initially prevent the input
signal from crossing the relevant threshold (bu in the ex-
ample) postponing in time this event and thus resulting
in a longer propagation delay tp (delayed switching er-
ror). 2) Once the device switching is completed, it might
cause a re-crossing of the opposite threshold (bd in the
example) causing a bit-flip error.
In the following we will analyze in detail the statistics
of these two events that directly reflects into the compu-
2FIG. 1: Time diagram of a Logic Inverter (NOT gate). Left hand side: input (upper trace) and output (lower trace) time series
for the case where there is no noise present at the input. Right hand side: input (upper trace) and output (lower trace) time
series for the case where the input signal is affected by additive noise. The output time series shows two typical phenomena: 1)
a delayed switching due to the trapping effect[17] that introduces a wait time that adds to tp 2) at later time tr a re-crossing
phenomena resulting in a bit-flip error.
tational error probability.
1) delayed switching. The delayed switching error is
produced when the NOT gate, expected to be in the
LOW state is found instead still in the HIGH state due
to a delayed switch. This error is clearly time dependent
and we are interested in estimating how its probability
evolves with time. In order to have a switch delayed, two
conditions have to be met:
a) at time t = t0 , due to the presence of noise,
the input signal of amplitude iu that makes the device
commute from HIGH to LOW cannot reach the switch-
ing threshold bu. This happens when iu + ξ0 < bu, or
ξ0 < bu − iu = be, where ξ0 = ξ(t0) is the instantaneous
value of the noise (a realization of the stochastic process
ξ(t) sampled at t = t0). Such an event happens with
probability:
P1a = Φ
(
be
σ
)
=
1
2
(1 + Erf(be) (1)
where Erf(x) indicates the Error-function and be =
be/(
√
2σ2).
b) At time t > t0 the noise is such that the condi-
tion ξ(t) < bu − iu still holds. This second condition is
satisfied with probability P1b that can be estimated as
follows[12]. Once the condition a) is satisfied (ξ0 < be)
it can take some time before the input signal reaches the
upper threshold bu. This delay can be estimated by con-
sidering the so-called First Passage Time (FPT), i.e. the
time the stochastic process ξ(t) takes to reach be (i.e. to
go from ξ(t0) < be to be with absorbing boundary in be
and reflecting boundary in −∞). This delay is a ran-
dom variable t whose mean value < t >= T1 is called
MFPT and whose probability density function p1(t) is
exponential[13, 14]. The error probability P1b coincides
with the probability that in the time interval [t0, t] there
was no crossing of be, i.e.:
P1b(t0, t) ≡ 1−
∫ t
t0
p1(t) dt = e
−
(t−t0)
T1 (2)
The relevant time T1 is a function of the noise
characteristics[12]:
T1(be) =
τ
N
∫ be
−∞
∫ be
z
e−z
2
+x2(1 + Erf(x)) dx dz (3)
Where N = 1
2
(1− Erf(be)).
Finally the delayed switching error probability is ob-
tained by the combination of the two error probabilities:
P1(t0, t) = P1aP1b = Φ(be/σ) e
−
(t−t0)
T1 . (4)
Having obtained the expression for the error probabil-
ity P1 we can now derive a useful prediction for operating
the NOT gate in noisy conditions. In Fig.2 the delayed
switching error probability P1 is shown as a function of
t/τ . As expected this probability decreases with time
and becomes negligible in the long time. If we fix what
we consider an acceptable error probability ǫ, than we
can easily compute a safe wait time tw after which the
3error probability stays below ǫ, i.e. P1 < ǫ when t > tw.
The relation between tw and ǫ is easily obtained from eq.
(4) as
tw = T1 ln
(
Φ(be/σ)
ǫ
)
(5)
where for simplicity we have assumed t0 = 0. Most
notably, if we are willing to accept an error probability
ǫ = Φ(be/σ) or greater, the wait time tw amounts to zero.
FIG. 2: (Color online) Computational error probability. The
delayed switching error probability P1 is shown as a function
of t/τ (red online) together with the bit-flip error probability
P2 (blue online) and the resulting total error probability Pe
(black online). Parameter values: τ = 10−9 s and σ = 1
V, iu = 4.2 V, bu = 4.0 V, be = 0.2 V. As an example,
an error probability ǫ = 0.3 line is drawn across the curves.
The intercepts at tw and th respectively are drawn (down
arrows). Inset: normalized wait time tw/τ versus σ/be for
different values of the error probability (from above): ǫ =
10−1 (green), ǫ = 10−3 (black), ǫ = 10−5 (red), ǫ = 10−7
(blue). Theoretical predictions (continuous line) are in close
agreement with digital simulation (crosses).
2) bit-flip: Operationally, notwithstanding the delayed
switching error, it would seem that we can still use the
NOT gate with a negligible error probability, provided we
are willing to wait long enough (longer than tw). Unfor-
tunately there is another error that comes into play if we
wait too long: the bit-flip error. As shown in Fig.1, after
a switch event (HIGH to LOW) is occurred, a new un-
wanted switch can occur in the opposite direction (LOW
to HIGH), if the noise assumes a value ξ(t) < bd−iu = ce
at a time t, while the input signal is still iu . For practical
purposes also a bit-flip error of short duration is deleteri-
ous to the signal integrity and can seriously compromise
the functioning of the logic gate. To estimate the bit-flip
error probability P2, let’s assume that at t = t0 there is
a switch event (HIGH to LOW), i.e.: ξ(t0) ≥ be . We are
interested in computing the time t the stochastic process
ξ(t) takes to reach ce (i.e. to go from ξ(t0) ≥ be to ce
with absorbing boundary in ce and reflecting boundary
in +∞). This time t is a random variable whose mean
value is T2 (MFPT) and whose probability density func-
tion p2(t) is exponential[12]. For what we said, P2(t0, t)
represents the probability that there was a crossing of ce
in the time interval [t0, t].
P2(t0, t) ≡
∫ t
t0
p2(t) dt = 1− e−
t−t0
T2 . (6)
The relevant time T2 can be computed as[12]:
T2(be, ce) =
τ
N
∫ +∞
be
∫ z
ce
e−z
2
+x2(1− Erf(x)) dx dz (7)
In Fig.2 P2 is shown as a function of t/τ . As expected
this probability increases with time and approaches unity
when t grows to infinity.
For the bit-flip error, once we fix an acceptable error
probability ǫ, we obtain a safe hurry time th before which
the error probability stays below ǫ. The relation between
th and ǫ is easily obtained from eq. (6) as
th = −T2 ln(1− ǫ), (8)
where we have assumed t0 = 0.
Finally, if we take into account the two errors previ-
ously discussed, we are now in position to express the
total error probability: Pe = P1 + P2 . Pe is also shown
in Fig.2. It is apparent that Pe has a minimum for t = tm
with tw < tm < th. Operatively, if we fix an acceptable
error probability ǫ this identifies an idle time interval
(tis, tie) of amplitude ∆Ti = tie − tis, where the total
error probability Pe is smaller than ǫ. When T1 ≪ T2
we can approximate tie with th and tis with tw, thus
∆Ti ≃ th − tw. It is worth noticing that one of the con-
sequences of this analysis is that Pe assumes a minimum
value identified by the condition tis = tie = tm. This im-
plies that when operating a logic gates in the presence of
noise, the probability of error cannot be made arbitrarily
small but only as small as ǫm = Pe(tm). Remarkably ǫm
does not depend on the noise correlation time but only
on the noise intensity[18].
The role of noise in computing devices however can also
be seen from a different perspective. Instead of being a
mere disturbance it can be considered as an essential part
in the computing process itself. This is the case for ex-
ample, when we consider sub-threshold gate driving, i.e.
when iu < bu. In the absence of noise no switch is pos-
sible and the gate cannot operate. Instead, also a noise
of small intensity can bring (in due time) the input sig-
nal above the threshold and thus drive the gate for the
4FIG. 3: (Color online) Computational error probability for
the supra-threshold case: comparison with sub-threshold
driving. The delayed switching error probabilities P1 (dashed)
and P1s (continuous) are shown as a function of t/τ together
with the bit-flip error probabilities P2 and P2s and the result-
ing total error probabilities Pe and Pes. For comparison with
Fig. 2 an error probability ǫ = 0.3 line is drawn across the
curves. The intercepts at tw, tws, th and ths respectively are
drawn (down arrows).
computing task. Scenarios where the noise can play a
beneficial role are not new in the literature; see e.g. the
Stochastic Resonance phenomenon[15] or the Dithering
effect[16]. To compute the time evolution of the error
probability P1s for the sub-threshold case we can pro-
ceed as we did before for the analogous quantity P1. We
obtain:
P1s(t) = P1asP1bs = Φbe e
−
t
T1s . (9)
The main difference being that in this case bu − ius =
be > 0. Moreover, while T1 is a monotonic growing func-
tion of σ, T1s, the MFPT for this process, is a monotonic
decreasing function of σ and T1s > T1 for any value of
σ[18]. The derivation of the bit-flip error probability P2s
is made according to the derivation of P2 for the supra-
threshold case. In Fig.3 the error probabilities for the
two scenarios (supra- and sub-threshold) are compared.
Noticeably, for a given acceptable error probability the
following relation holds for the two corresponding idle in-
terval: tw < tws < ths < th. However, in the large noise
intensity limit (σ ≫ |be|), tw and tws admit the same
limit and the idle time difference between the two cases
becomes negligible.
In conclusion we have shown that the presence of noise
of intensity comparable with the difference between the
input signal amplitude and the threshold value can seri-
ously limit the computing speed of standard logic gates.
More specifically, we have demonstrated that computa-
tion in threshold based devices (e.g. transistor based
logic gates) can still be performed provided that the sys-
tem clock is operated accordingly to the existence of a
proper idle time interval that is a function of the noise
properties. Finally we have shown that in the large noise
scenario, the computing device can be operated also with
an energy saving sub-threshold signal. We anticipate
this result to be potentially relevant toward the design of
nano-scale computers where thermal and ambient noises,
instead of being a mere source of disturbances could be
useful components of the computing process. The author
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